Skip to content

sidecar FPGA needs to provide a method of clearing out the TX FIFO registers #447

Description

@nathanaelhuffman

see oxidecomputer/hubris#2326 for description of the fallout here. This register is reported as ReadOnly so we need something here to allow this to be cleared or change the design such that a NACK doesn't strand bytes in an un-clearable FIFO

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

Labels

No labels
No labels

Type

No type

Projects

No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions