Skip to content
View Priyansh2624's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
  • 18:43 (UTC +05:30)

Block or report Priyansh2624

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Verilog Verilog Public

    A collection of Verilog HDL projects covering combinational and sequential circuits, ALU, encoders, decoders, counters, registers, FIFO, and FSM-based designs.

    Verilog 1

  2. Structure-creation-using-TCAD Structure-creation-using-TCAD Public

    TCAD refers to software tools used to simulate and model semiconductor devices and processes. It helps engineers design, analyze, and optimize integrated circuits (ICs) and semiconductor devices be…

    Prolog

  3. solar-uv-emission-analysis solar-uv-emission-analysis Public

    Analysis of ultraviolet emission from solar active regions using SDO/AIA 1600 Å and SDO/HMI observations, with active regions classified by their Hale magnetic configuration.

  4. RV32I-RISC-V-Processor-Verilog RV32I-RISC-V-Processor-Verilog Public

    Design and verification of a 32-bit RISC-V RV32I processor in Verilog, featuring a modular datapath, control unit, ALU, instruction/data memory, and testbench-based verification.

    Verilog

  5. System-Verilog System-Verilog Public

    Welcome everyone. I would be posting projects with code in this repo (from basic to advanced)

    SystemVerilog