Skip to content
View Saket021106's full-sized avatar
💭
Designing digital logic circuits 🛠️
💭
Designing digital logic circuits 🛠️

Block or report Saket021106

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Combinational-Hardware-Sorting-Network-Bitonic-Sort- Combinational-Hardware-Sorting-Network-Bitonic-Sort- Public

    Parameterized and pipelined SystemVerilog implementation of a Bitonic Sorting Network.

    SystemVerilog 2

  2. VLSI-Verification-Prep VLSI-Verification-Prep Public

    6-week intensive sprint tracking daily progress in Verilog RTL design, SystemVerilog OOP, and UVM concepts for internship preparation.

    1

  3. 32-bit-Verilog-ALU 32-bit-Verilog-ALU Public

    SystemVerilog 1

  4. Traffic-Light-Controller-FSM Traffic-Light-Controller-FSM Public

    SystemVerilog 1

  5. 4-bit-ripple-carry-adder 4-bit-ripple-carry-adder Public

    SystemVerilog 1

  6. 4-bit-binary-subtractor 4-bit-binary-subtractor Public

    VHDL code and testbenches for a 4-bit binary subtractor.

    SystemVerilog 1