It's a simple pipeline CPU implementation in verilog.
[DEPRECATED] A simple pipeline cpu with L1 cache (yet another homework for computer arch course)