Skip to content
View dantdani's full-sized avatar

Highlights

  • Pro

Block or report dantdani

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. electronics-toolkit electronics-toolkit Public

    Client-side circuit calculators: BJT bias, op-amps, RC transients and filters, LED and Zener sizing (Next.js)

    TypeScript

  2. The-Dak-Calculator The-Dak-Calculator Public template

    HTML

  3. HDLbits-solutions HDLbits-solutions Public

    My Verilog solutions to HDLBits exercises: combinational logic, counters, shift registers, FSMs

    Verilog

  4. 32-ALU-Fully-Structural- 32-ALU-Fully-Structural- Public

    32-bit gate-level structural ALU in Verilog: carry-lookahead adder, barrel shifter, flags, self-checking testbench

    Verilog

  5. 32-bit-Multi-Cycle-Mips 32-bit-Multi-Cycle-Mips Public

    VHDL

  6. ES_259_final_project ES_259_final_project Public

    Seed-conditioned ResMLP warm starts for Newton-Raphson inverse kinematics on the UR5e (PyTorch, ROS demo)

    Python