Popular repositories Loading
-
alu-verification
alu-verification PublicSystemVerilog self-checking verification environment for a 4-bit ALU using ModelSim
SystemVerilog
-
openroad-gcd-rtl-to-gds
openroad-gcd-rtl-to-gds PublicRTL-to-GDSII physical design flow for the GCD design using OpenROAD-flow-scripts and Nangate45.
Verilog
-
openroad-counter-rtl-to-gds
openroad-counter-rtl-to-gds Public8-bit counter RTL-to-GDSII physical design using OpenROAD-flow-scripts and Nangate45.
Tcl
-
openroad-alu-rtl-to-gds
openroad-alu-rtl-to-gds Public8-bit ALU RTL-to-GDSII physical design using OpenROAD-flow-scripts and Nangate45.
Verilog
-
openroad-fir-filter-rtl-to-gds
openroad-fir-filter-rtl-to-gds Public4-tap FIR filter accelerator RTL-to-GDSII physical design using OpenROAD-flow-scripts and Nangate45.
Verilog
If the problem persists, check the GitHub status page or contact support.