This repository contains easily accessible collection of BSIM-BULK (formerly known as BSIM6) model releases.
-
Updated
Jun 18, 2025 - Verilog
#
compact-modeling
Here are 4 public repositories matching this topic...
Computer Algebra-Based Analog Simulator
-
Updated
Nov 26, 2025 - Makefile
Thesis companion workflow for AI-assisted modeling, Spectre/OCEAN automation, and model-independent validation examples.
ocean circuit-simulation research-reproducibility cadence-spectre compact-modeling ai-assisted-workflow
-
Updated
Aug 23, 2026 - Python
TCAD-to-SPICE compact model extraction for gate-all-around silicon nanowire FETs
-
Updated
Sep 3, 2026 - Python
Add this topic to your repo
To associate your repository with the compact-modeling topic, visit your repo's landing page and select "manage topics."