Skip to content
#

hivegen

Here is 1 public repository matching this topic...

Reproduction of the HiVeGen (Hierarchical LLM-based Verilog Generation) pipeline from the paper "HiVeGen – Hierarchical LLM-based Verilog Generation for Scalable Chip Design" (arXiv:2412.05393).

  • Updated Nov 18, 2025
  • SystemVerilog

Add this topic to your repo

To associate your repository with the hivegen topic, visit your repo's landing page and select "manage topics."

Learn more