parameterized-design

Here are 2 public repositories matching this topic...

venkatalakshmilanda / parameterized_register_file

A parameterized Verilog Register File featuring synchronous write, dual asynchronous read ports, configurable data width and memory depth, along with a comprehensive testbench for functional verification.

asic fpga verilog vlsi testbench digitaldesign rtl-design hardware-design registerfile parameterized-design

Updated Jul 23, 2026
Verilog

shreekanthkapparagaon / parameterized-apb3-slave

Star

Parameterized AMBA APB3 Slave Peripheral in Verilog with configurable register bank, reusable APB Master BFM, and self-checking verification environment.

asic fpga verification rtl verilog gtkwave vlsi iverilog digital-design apb rtl-design bus-protocol apb3 parameterized-design

Updated Jul 5, 2026
Verilog

Improve this page

Add a description, image, and links to the parameterized-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the parameterized-design topic, visit your repo's landing page and select "manage topics."

Learn more