Matrix multiplication on multiple Nios II cores
-
Updated
Feb 12, 2020 - C
Matrix multiplication on multiple Nios II cores
Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)
Codex skill for end-to-end, version-aware Intel/Altera FPGA and SoC engineering with Quartus, Platform Designer, timing, programming, HPS, and CI.
NIOSV + ws2812b_mm
FPGA/SoPC review lab repository covering Quartus, Platform Designer/Qsys, Verilog custom IP, Avalon-MM and Nios II C.
DE10-Standard Cyclone V SoC Ethernet controller with PC and Android TCP clients, HPS Linux, PIO bridge access, and HEX display output.
Add a description, image, and links to the platform-designer topic page so that developers can more easily learn about it.
To associate your repository with the platform-designer topic, visit your repo's landing page and select "manage topics."