Headless IC Compiler II reference-NDM and design-library creation for a MIPS16 ASIC lab - nothing hardcoded, every stage self-verifies before trusting its own pass.
-
Updated
Aug 18, 2026 - Verilog
Headless IC Compiler II reference-NDM and design-library creation for a MIPS16 ASIC lab - nothing hardcoded, every stage self-verifies before trusting its own pass.
To associate your repository with the library-creation topic, visit your repo's landing page and select "manage topics."